Abstract: In TV reception, picture quality has been one of the primary criterion in its design. Ghost signals is one of the major causes of distortion and cannot be avoided in the TV receiver. Ghost cancellation is a nuIli@ing operation and allows one to reduce its effect on the picture quality as much as possible. A ghost canceling network using a switched capacitor circuits for CCIR system B for television transmissions has been presented in this paper. Two-stage switched capacitor (SC) transversal jilter has been used for reduction of distortion. In this paper the system has been simulated at the block diagram level and the component level using MjlTLAB and PSpice respectively. Results show that simulated system is able to suppress ghost with delays ranging @om 0.1 # .
Introduction
It is part of the nature of broadcast terrestrial television transmission that multi-paths from the transmitter to a receiver can occur due to reflections fiom either static objects such as mountains and buildings or moving objects such as aircraft. Fig 1 shows how multi-path signal can arrive at the reception end due to reflection. This result in multiple copies of amplitude scaled, time displaced and carrier phase shifted replica of the transmitted signal to be received along with the direct signal. Since all the multi path generated carriers are at the same frequency they are all detected along with the intended signal resulting in a ghosting effect on the picture due to the nature of the television scanning circuitry.
The perceptibility of the ghosts is strongly subjective and a function of picture content and quality. The ghost signals may partially cancel the main signal and reduce the total received signal. Sometimes the ghost signals may arrive earlier than the main signal and this might cause a smear of the original pictures. Color problem will result if the ghost's chroma burst overlaps the main signal's chroma burst and incorrect hue and saturation occur in the entire picture. It may also result in multiple traces. Thus it is essential to filter the ghost signals for better quality reception. Ghost cancellation is a nullifying operation and allows one to reduce its effect on the picture quality as much as possible. The process of ghost canceling is critical and complete cancellation of ghost signal is impossible[l-31. However marked improvement can be seen in the quality of picture using a dynamic ghost reduction system in a TV receiver.
Deghosting the composite video signal has been a technical discussion for many years [ 11 where video sampling rates and filter length forced the real time deghoster system to be too expensive for the consumer electronics market. More recently, the advent of Digital Signal Processing (DSP) hardware running at video speeds has enabled deghosting at relatively low cost and subsequently over the last few years deghosting has received more commercial attention. In this paper we are presenting the design of a ghost canceling network using a switched capacitor (SC) circuits for CCIR system B for television transmission.
System Description
The ghost cancellation system block diagram as in [4, 5] is shown in fig.2 , where A, B and C are the transversal filter, ghost discriminator and the ghost canceling controller units respectively. Tow stages of transversal filters have been used for implementation of the 0-7803-4971-7/98/$10.00 01998 IEEE system. In our design A and B are analog circuits and C is a digital circuits.
Fig.1 Multipath Signal
The video signal obtained from the demodulator is fed to the transversal filter. The tap spacing of the first and second stage is selected as 0.3 ps and 0.1 ps. respectively. To begin with, only the first stage is effective and suppresses ghosts with low frequency components. After this the detector of the tap with largest weight chooses the tap around which the residual ghost with the strongest level exists. This is done from the value of the tap weights with the tap having the highest absolute value of its weight. The second stage then comes into action and is connected to this tap through the switch and starts eliminating the residual ghost with higher frequency components. 
Ghost Discriminator
Fig. 5 shows the ghost discriminator block diagram and the waveforms at various points. We are primarily concerned with the polarity of the ghost. The differentiated version has a non-zero pulse in the reference area at the point corresponding to the delay length and the polarity of this pulse is same as that ghost present in the incoming signal.
In practical implementation, the comparator output and its inverted form is fed to two different differentiator. The output of differentiators are fed to two zero crossing detector as shown in fig. 5(c) . The output G is used to determine the ghost parameters.
Hardware Implementation Using SC Circuits
The ghost cancellation scheme has blocks, which can be easily implemented using SC circuits. There are standard blocks for the delay advent of MOS technology, SC circuits have found . However, a Switched Capacitor transversal filter is quite favorable for this application [6] .
The switched capacitor circuits can simulate resistors using capacitors and switches. The resistor simulation using SC circuit is attractive from integration of the complete system on a chip because it is relatively easy to implement accurate capacitors on silicon compared to a semiconductor resistor. Although MOS capacitors have an accuracy of 5-10 %, the ratio of two capacitors can be made to have an accuracy of the order of 0.1% because both the capacitors are fabricated on the same chip where they track each other for temperature, aging etc. quite accurately.
Switched capacitor circuits form an important building block of the transversal filter and ghost discriminator section. The transversal filter, which is a taped delayed line, comprises of delay elements, tap weight amplifiers and summing units. These can be configured as switched capacitor circuits. In this application the non-inverting delay admittance, inverting delay admittance, linear admittance, bilinear admittance and inverting toggle admittance are needed. Their realization with z-domain equivalent admittance are presented in [4, 5] .
Switched Capacitor Delay Element
There are two ways for designing a delay element circuit with unity gain and a single clock period delay, where the clock periods are 0.1 psec. and 0.3 psec. The first circuit for delay element is shown in fig. 6 . The use of VCVS with an infinite input impedance, zero output impedance and wide band width, as a compensator gives the transfer function equal to z-' . Other way for implementing the delay element circuit is shown in fig.7 .
Fig.8 Programmable Gain Amplifier
where fcl is the frequency of the clock driving the feedback element. If the ratio C1/4C2 is kept as 0.01 and fcl is generated N times &2 the A,=O.OlN which is required. By the phase locked loop I can generate fcl=Nfc2. Fig.8 shows the switched capacitor circuit for the tap weight amplifier. If C1 is ke t equal to C2, the transfer h c t i o n becomes z-f which represent a delay of a clock period. The first circuit gives more accurate results than the second, which uses a VCVS with an ideal characteristic. This circuit shows a good delay signal with unity gain, but the second one needs an ideal op-amp to get perfect results.
Tap Weight Amplifier
The tap weight amplifier required for the transversal filter should be such that the gain increases in steps of 0.01 with increases in N, where N is the absolute value of the tap weight. 
The ghost discriminator block diagram as in fig. 5 can be easily configured with the aid of switched capacitor circuits. The differentiator circuit is shown in fig.10 . It uses LF356 operational amplifier and CD4066 CMOS switch. The resistor in feedback element is placed by a series admittance, the switch S(e) is connected in series with C1. This modification do not change the transfer-hction, of the circuit and gives us the required Fig. 9 Differentiator bias current for the op amp during half clock period. The other blocks utilizes zero crossing detector and simple summing circuit using LF356.
Simulation Results and Discussion
Now a days, very powerful simulation software are available. They can simulate the system both at the block diagram level or at the component level using MATLAB and PSpice respectively. MATLAB and PSpice are two very popular software used for simulation.
System Level Simulation
MATLAB is a system level simulation and no internal details of the blocks is needed for simulation. Fig 10 shows 
Component Level Simulation
PSpice provides a real life operation of a given circuit and is an industry standard for testing a design. The delay element as shown in fig. 7 was simulated for 40 stages using PSpice. LF356 operational amplifiers and CD 4066B CMOS switches were used in the simulation. The simulation was done at different temperatures. There was almost no variation in the output results. So we can conclude that the circuit was temperature independent [4] . The simulated result is shown in fig. 12 . We find that the theoretical delays and the simulated delay match each other very well. The clock frequency for the simulation was chosen to be 10 MHz.
The simulated results for the ghost discriminator is shown in fig. 13 . We find that the simulated result matches the theoretical one as shown in fig.  5 . We find that the results show close conformity with the theoretical expectation in [SI.
Operation for different ghosts with a delay ranging from 0.1 to 20 ps after the main signal has been simulated. Complex or multiple delay ghosts has also been simulated with multiple delay lengths and different amplitudes. Fig. 14 shows a ghost simulation 3 ps delay and 3 Volts amplitudes. Fig. 15 shows a ghost simulation of a complex ghost with delays of 3 ys and 5 ps at 3 Volts amplitudes. 
Conclusion
In this paper, we have discussed the feasibility of a ghost reduction system using SC circuits. This system consists of three major block, transversal filter, ghost discriminator and ghost canceling controller. The results that we have obtained for transversal filter, ghost discriminator block and the overall system show close conformity with the theoretical expectations. The marginal deviations in PSpice results can be due to the use of nonideal models for the switches and the operational amplifiers. In the present scheme LF356 operational amplifiers and CD4066 CMOS switches have been used. Actual chip design for complete MOS system TV ghost cancellation is still open for future research.
